

SSSSSSSSSSSSS YYY YYY SSSSSSSSSSSS LLL 000000000 AAA
SSSSSSSSSSSSS YYY YYY SSSSSSSSSSSS LLL 000000000 AAA
SSSSSSSSSSSSS YYY YYY SSSSSSSSSSSS LLL 000000000 AAA
SSS YYY YYY SSS LLL 000 000 AAA AAA
SSS YYY YYY SSS LLL 000 000 AAA AAA
SSS YYY YYY SSS LLL 000 000 AAA AAA
SSS YYY YYY SSS LLL 000 000 AAA AAA
SSS YYY YYY SSS LLL 000 000 AAA AAA
SSS YYY YYY SSS LLL 000 000 AAA AAA
SSS YYY YYY SSS LLL 000 000 AAA AAA
SSS YYY YYY SSS LLL 000 000 AAA AAA
SSSSSSSS SSS LLL 000 000 AAA AAA
SSSSSSSS SSS LLL 000 000 AAA AAA
SSSSSSSS SSS LLL 000 000 AAA AAA
SSS YYY SSS LLL 000 000 AAA AAA
SSSSSSSSSS SSS LLL 000000000 AAA AAA
SSSSSSSSSS SSS LLL 000000000 AAA AAA
SSSSSSSSSS SSS LLL 000000000 AAA AAA

MM	MM	CCCCCCCC	HH	HH	EEEEEEEEE	CCCCCCCC	KK	KK	UU	UU	VV	VV	11
MM	MM	CCCCCCCC	HH	HH	EEEEEEEEE	CCCCCCCC	KK	KK	UU	UU	VV	VV	11
MMMM	MMMM	CC	HH	HH	EE	CC	KK	KK	UU	UU	VV	VV	1111
MMMM	MMMM	CC	HH	HH	EE	CC	KK	KK	UU	UU	VV	VV	1111
MM	MM	CC	HH	HH	EE	CC	KK	KK	UU	UU	VV	VV	11
MM	MM	CC	HH	HH	EE	CC	KK	KK	UU	UU	VV	VV	11
MM	MM	CC	HH	HH	EE	CC	KKKKKK	UU	UU	VV	VV	11	
MM	MM	CC	HH	HH	EE	CC	KKKKKK	UU	UU	VV	VV	11	
MM	MM	CC	HH	HH	EE	CC	KK	KK	UU	UU	VV	VV	11
MM	MM	CC	HH	HH	EE	CC	KK	KK	UU	UU	VV	VV	11
MM	MM	CC	HH	HH	EE	CC	KK	KK	UU	UU	VV	VV	11
MM	MM	CC	HH	HH	EE	CC	KK	KK	UU	UU	VV	VV	11
MM	MM	CC	HH	HH	EE	CC	KK	KK	UU	UU	VV	VV	11
MM	MM	CC	HH	HH	EE	CC	KK	KK	UU	UU	VV	VV	11
MM	MM	CCCCCCCC	HH	HH	EEEEEEEEE	CCCCCCCC	KK	KK	UUUUUUUUUU	UUUUUUUUUU	VV	VV	111111
MM	MM	CCCCCCCC	HH	HH	EEEEEEEEE	CCCCCCCC	KK	KK	UUUUUUUUUU	UUUUUUUUUU	VV	VV	111111

LL	IIIIII	SSSSSSSS
LL	IIIIII	SSSSSSSS
LL	II	SS
LL	II	SS
LL	II	SS
LL	II	SSSSSS
LL	II	SSSSSS
LL	II	SS
LL	II	SS
LL	II	SS
LLLLLLLL	IIIIII	SSSSSSSS
LLLLLLLL	IIIIII	SSSSSSSS

(2)	55	DECLARATIONS
(3)	142	* MACHINE CHECK ENTRY POINT *
(4)	245	MICROCODE DETECTED ERRORS
(5)	285	MEMORY REFERENCE ERRORS
(6)	430	NON-EXISTENT MEMORY
(7)	476	UNCORRECTABLE MEMORY ERRORS
(8)	543	ASYNCHRONOUS WRITE ERROR INTERRUPT
(9)	576	* EXITS FROM MACHINE CHECK ROUTINES *
(9)	577	CHK AND RESUME
(10)	618	REFCTCRK
(11)	671	BUGCHECK
(12)	698	* LOGGING ROUTINES FOR MACHINE CHECKS *
(14)	876	ECC\$REENABLE -- TIMER CALL FROM SYSTEM CLOCK ROUTINE
(15)	938	EXESLOGCRD -- CORRECTED MEMORY DATA INTERRUPTS

```
0000 1 .TITLE MCHECKUV1 -- Micro-VAX I Machine Check
0000 2 .IDENT 'V04-000'
0000 3
0000 4
0000 5 ****
0000 6 *
0000 7 * COPYRIGHT (c) 1978, 1980, 1982, 1984 BY
0000 8 * DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS.
0000 9 * ALL RIGHTS RESERVED.
0000 10 *
0000 11 * THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED
0000 12 * ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE
0000 13 * INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER
0000 14 * COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY
0000 15 * OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY
0000 16 * TRANSFERRED.
0000 17 *
0000 18 * THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE
0000 19 * AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT
0000 20 * CORPORATION.
0000 21 *
0000 22 * DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS
0000 23 * SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.
0000 24 *
0000 25 *
0000 26 ****
0000 27 :
0000 28
0000 29 :++
0000 30 : FACILITY: SYSLOUV1 - loadable CPU-dependent code
0000 31
0000 32 : ABSTRACT:
0000 33 :   This module contains routines to handle Micro-VAX I specific
0000 34 :   machine check errors.
0000 35
0000 36 : ENVIRONMENT:
0000 37 :   IPL = 31 (10 for memory errors)           Mode = KERNEL
0000 38
0000 39 : AUTHOR: Kathleen D. Morse, CREATION DATE: 13-Sep-1983
0000 40
0000 41 : MODIFIED BY:
0000 42
0000 43 :   V03-003 KDM0100 Kathleen D. Morse 1-May-1984
0000 44 :   Add missing indirects to memory CSR references.
0000 45
0000 46 :   V03-002 KDM0096 Kathleen D. Morse 27-Mar-1984
0000 47 :   Fix some bugs in the error logging routine.
0000 48 :   Correct documentation of machine check codes.
0000 49 :   Change branches to REFLECTCHK to cause a bugcheck,
0000 50 :   since the VA and PSL may not always be accurate on
0000 51 :   a memory error.
0000 52
0000 53 :--
```

```

0000 55 .SBTTL DECLARATIONS
0000 56
0000 57 : INCLUDE FILES:
0000 58
0000 59
0000 60
0000 61 : INCLUDED SYSTEM SYMBOL DEFINITIONS
0000 62 :
0000 63     $EMBDEF <MC,SE>
0000 64     $IPLDEF
0000 65     $PCBDEF
0000 66     $PFNDEF
0000 67     $PHDDEF
0000 68     $PRDEF
0000 69     $PRUV1DEF
0000 70     $PSLDEF
0000 71     $PTEDEF
0000 72     $RPBDEF
0000 73     $VADEF
0000 74     $MCDEF
0000 75     $MCHKDEF
0000 76
0000 77 :
0000 78 : OWN STORAGE:
0000 79 :
0000 80
FFFFFFFC 0000 81 MCSL_RECOVMSK = -4 ; These symbols define offsets from AP
FFFFFFF8 0000 82 MCSL_PCPSPTR = -8 ; to locations on the stack; see
0000 83
0000 84
0000 85 .PSECT MCHKSDATA,QUAD,WRT
0000 86 EXESMCHK_ERRCNT:: ; Used to locate error counters
0000 87 ; via SYS.MAP.
0000 88
0000 89 EXESAL_MEMCSRS:: ; Array of memory CSR addresses.
0000 90     .LONG 0 ; Count of memory CSRs.
00000044 0004 91     .BLKL 16 ; 1 longword per possible CSR.
0044 92
0044 93 LAST_BADMCK: ; Time of last bad machine check code.
00000000 0044 94     .LONG 0
00000001 0048 95 BADMCK_MIN = 1 ; Allowable time between bad machine
0048 96
0048 97
0048 98 LAST_BADINT: ; Time of last illegal interrupt.
00000000 0048 99     .LONG 0
00000001 004C 100 BADINT_MIN = 1 ; Allowable time between bad interrupts.
004C 101
004C 102 LAST_RDS: ; Time of last RDS error.
00000000 004C 103     .LONG 0
00000001 0050 104 RDS_MIN = 1 ; Allowable time between RDS errors.
0050 105
0050 106
0050 107 ; This data is used by ECC$REENABLE, which is periodically called to scan
0050 108 ; the memory controller CSRs for CRD errors.
0050 109
0050 110 ECC$GW_REENAB: ; Time since CRD interrupts
0000 0050 111     .WORD 0 ; were last enabled.

```

```
00000384 0052 112 REENABTIME = 60*15 : Reenable CRD interrupts every
00000384 0052 113 : 15 minutes.
00000384 0052 114
00000384 0052 115
00000384 0052 116 ECC$GW_CRDWATCH: : Time since last scanned mem
00000384 0052 117 .WORD 0 : CSR for CRD errors.
0000003C 0054 118 CRDWATCHTIME = 60 : Scan for non-interrupt CRD
0000003C 0054 120 : errors every 60 seconds.
0000003C 0054 121
0000003C 0054 122 :
0000003C 0054 123 : The following data is used by the CRD interrupt handler, EXESLOGCRD, and
0000003C 0054 124 : the memory CSR logging routine, EXESLOGMEM.
0000003C 0054 125 :
0000003C 0054 126 ECC$AB_MEMERR: : Count CRD errors logged recently.
0000003C 0054 127 .BYTE 0 : (within REENABTIME)
00000006 0055 128 CRDLOGMAX = 6 : Maximum number of CRD errors to log.
00000006 0055 129
00000006 0055 130
00000006 0055 131 ECC$AB_CRDCNT: : Count recent CRD interrupts (within
00000006 0055 132 .BYTE 0 : REENABTIME).
00000003 0056 133 CRDINTMAX = 3 : Maximum number of CRD interrupts
00000003 0056 134 : before interrupts are disabled.
00000003 0056 135
00000003 0056 136
00000000 0056 137 MMGSL_CRDCNT: : Count total CRD interrupts.
00000000 0056 138 .LONG 0
00000000 005A 139
```

```

00000000 141 .PSECT WIONONPAGED,QUAD,RD,WRT
0000 142 .SBTTL * MACHINE CHECK ENTRY POINT *

0000 144 ++
0000 145 MCHECKUV1 -- Micro-VAX I Machine Check
0000 146
0000 147 FUNCTIONAL DESCRIPTION:
0000 148
0000 149 All machine checks are vectored to this entry point. By casing
0000 150 off of the machine check type code in the machine check logout
0000 151 stack, determine the recovery action (if any) appropriate for
0000 152 each error.
0000 153
0000 154 Format of Micro-VAX I machine check logout stack:
0000 155
0000 156 On entry to this machine check handler, the stack is set up as follows:
0000 157
0000 158 00(SP): # bytes in machine check log on stack (always 0C hex)
0000 159 04(SP): machine check type code
0000 160 08(SP): 1st machine check parameter
0000 161 0C(SP): 2nd machine check parameter
0000 162 10(SP): exception PC
0000 163 14(SP): exception PSL
0000 164
0000 165 The meanings of the third and fourth longwords depend on the
0000 166 machine check type code.
0000 167
0000 168 As soon as the machine check handler is invoked, it sets up the stack
0000 169 as follows:
0000 170 +-----+ : (SP)
0000 171 . .
0000 172
0000 173 saved R0 - R5, AP
0000 174 .
0000 175 .
0000 176 +-----+
0000 177 pointer to PC/PSL of exception: :MC$L_PCPSL PTR(AP)
0000 178 +-----+
0000 179 recovery mask :MC$L_RECovMSK(AP)
0000 180 +-----+
0000 181 # bytes pushed on logout stack: : (AP) :MC$L_BYTcNT(AP)
0000 182 +-----+
0000 183 machine check type code :MC$L_TYPECODE(AP)
0000 184 +-----+
0000 185 1st parameter :MC$L_P1(AP)
0000 186 +-----+
0000 187 2nd parameter :MC$L_P2(AP)
0000 188 +-----+
0000 189 exception PC :MC$L_PC(AP)
0000 190 +-----+
0000 191 exception PSL :MC$L_PSL(AP)
0000 192 +-----+
0000 193
0000 194 AP will point to the beginning of the machine check log on the stack.
0000 195 2 longwords are immediately pushed on top of the machine check log, and
0000 196 are referenced as negative offsets from AP. These two longwords are
0000 197 input arguments to EXESMCHK_BUGCHK, a routine that is called to check

```

			0000 198 :	for a user-declared machine check recovery block. This routine is
			0000 199 :	called immediately before bugchecking, and expects the mask and the
			0000 200 :	pointer to the exception PC/PSL to be right on top of the machine check
			0000 201 :	log on the stack.
			0000 202 :--	
			0000 203 .ALIGN LONG	
			0000 204 EXE\$INT58::	
			0000 205 EXE\$INT5C::	: These interrupts are other-processor-
			0000 206	: specific and should never be
			0000 207 EXE\$UBAERR INT::	: seen on Micro-VAX I.
			0000 208 EXE\$RH780 INT::	
28	11		0000 209 BRB BAD_TYPE	
			0000 210	
			0000 211	
			0000 212 .ALIGN LONG	
			0000 213 EXE\$MCHK::	
SC	14	02	0004 214 PUSHL #MCHKSM MCK	: Machine check handler.
	5E	AE	0006 215 PUSHAL MC\$L PC+4(SP)	: Mask signals machine check.
	103F	8F	0009 216 PUSHR #^M<R0,R1,R2,R3,R4,R5,AP>	: Push pointer to exception PC/PSL.
	24	BB	000D 217 ADDL3 #<9*4>,SP,AP	: Working registers.
			0011 218	: AP points to mchk log frame.
			0011 219 CASE MC\$L TYPECODE(AP), -	: Case on machine check code
			0011 220 <MEMCTRL ERR, -	: code 1 - memory controller bugchk
			0011 221 MEM ERROR, -	: 2 - unrecoverable read error
			0011 222 NX MEM, -	: 3 - nonexistent memory
			0011 223 UNALIGNED IO, -	: 4 - unaligned ref to I/O space
			0011 224 PTE READCHK, -	: 5 - page table read error
			0011 225 PTE WRITECHK, -	: 6 - page table write error
			0011 226 CS PARITY, -	: 7 - control store parity error
			0011 227 MICRO ERRORS, -	: 8 - micromachine bugcheck
			0011 228 BAD VECTOR, -	: 9 - Q22 bus vector read error
			0011 229 STACK ERR>, -	: 10 - error writing param onto stk
			0011 230 TYPE=B	
			002A 231	
			002A 232 BAD_TYPE:	
52	03	00	002A 233 MOVL #<MCHKSM_MCK! -	: undefined exception
			002D 234 MCHKSM LOG>,R2	: Type code for check for
00E4	30	002D	002D 235 BSBW LOG_MCHECK	: recovery block.
			0030 236	: Log a machine check.
			0030 237 : Check to see if bad machine checks are occurring too rapidly.	
			0030 238 :	
50	0044'CF	DE	0030 239 MOVAL W^LAST_BADMCK,R0	: Address of time stamp.
51	01	DO	0035 240 MOVL #BADMCR_MIN,R1	: Min allowable time between errors.
0073	30	0038 241 BSBW CHK_AND_RESUME	: Try to resume. Returns if	
		0038 242	: unresumable opcode.	
		0038 243 BUG_CHECK BADMCKCOD,FATAL	: Bad machine check code.	

```
003F 245 .SBTTL MICROCODE DETECTED ERRORS
003F 246 :++
003F 247 : The following machine checks are caused by microcode-detected
003F 248 : inconsistencies in the hardware.
003F 249 :--
003F 250
003F 251 :++
003F 252 : Memory controller bugcheck:
003F 253
003F 254 : Machine-check code: 1
003F 255
003F 256 : Description: An invalid state was reached in the memory controller
003F 257 : and it was unable to successfully complete the last
003F 258 : function.
003F 259
003F 260 : Parameters:
003F 261
003F 262 : MCSL_P1(AP): contents of the memory controller register "virtual".
003F 263 : This register usually contains the physical address
003F 264 : of the last function.
003F 265 : MCSL_P2(AP): address that was presented to the memory controller
003F 266 : at the start of the function.
003F 267 :--
003F 268 : MEMCTLR_ERR:
003F 269
003F 270 :++
003F 271 : Micromachine bug check:
003F 272
003F 273 : Machine-check code: 8
003F 274
003F 275 : Description: An invalid state has been reached in the micromachine.
003F 276 : This is a catastrophic error.
003F 277
003F 278 : Parameters:
003F 279
003F 280 : MCSL_P1(AP): 0
003F 281 : MCSL_P2(AP): 0
003F 282 :--
003F 283 : MICR0_ERRORS: ; Micromachine invalid state error.
```

003F 285 .SBTTL MEMORY REFERENCE ERRORS
003F 286 :++
003F 287 : The following machine checks are caused by memory reference errors
003F 288 : of one sort or another.
003F 289 :--
003F 290
003F 291 :++
003F 292 : Illegal operation (Unaligned or non-longword reference to I/O space):
003F 293
003F 294 Machine-check code: 4
003F 295
003F 296 Description: An attempt was made to access an unaligned word or a
003F 297 longword in I/O space.
003F 298
003F 299 Parameters:
003F 300
003F 301 MC\$L_P1(AP): Physical address of the illegal I/O reference. (**)
003F 302 MC\$L_P2(AP): Address presented to the memory controller at
003F 303 the start of the function.
003F 304
003F 305 ** Note:
003F 306 Physical and virtual addresses returned on memory
003F 307 controller errors may not be the actual address of
003F 308 the error if a page crossing occurs. If the page
003F 309 offset (i.e., bits <8:0>) are:
003F 310
003F 311 00000001 and the data length was word, or
003F 312 00000001 and the data length was long, or
003F 313 00000010 and the data length was long, or
003F 314 00000011 and the data length was long
003F 315
003F 316 then the page in which the error occurred could be
003F 317 the one addresses or the one logically preceding the
003F 318 one specified.
003F 319 :--
003F 320 UNALIGNED_IO: ; Unaligned reference to I/O space, or
003F 321 ; non-longword ref to I/O space.
003F 322
003F 323 :++
003F 324 Unrecoverable page table read error:
003F 325
003F 326 Machine-check code: 5
003F 327
003F 328 Description: An unrecoverable error occurred while attempting to
003F 329 read a page table entry. This error may have been a
003F 330 parity, ECC, or timeout error.
003F 331
003F 332 Parameters:
003F 333
003F 334 MC\$L_P1(AP): physical address of page table entry.
003F 335 MC\$L_P2(AP): virtual address associated with the
003F 336 page table entry (i.e., the address that
003F 337 caused the page table entry to be read).
003F 338 :--
003F 339 PTE_READCHK: ; Hard memory error on PTE read.
003F 340
003F 341 :++

003F 342 : Unrecoverable page table write error:
003F 343
003F 344 : Machine-check code: 6
003F 345
003F 346 : Description: This error occurred while attempting to write the
003F 347 modify bit in a page table entry. This error reflects hardware
003F 348 that is in an unrunnable state and should be treated as a write
003F 349 timeout error.
003F 350
003F 351 : Parameters:
003F 352
003F 353 : MCSL_P1(AP): physical address of page table entry.
003F 354 : MCSL_P2(AP): virtual address associated with the
003F 355 page table entry (i.e., the address that
003F 356 caused the page table entry to be read).
003F 357
003F 358 --
003F 359 : PTE_WRITECHK: ; Hard memory error on PTE write.
003F 360
003F 361 :++
003F 362 : Control store parity error:
003F 363
003F 364 : Machine-check code: 7
003F 365
003F 366 : Description: A control store parity error has occurred. This is a
003F 367 catastrophic error.
003F 368
003F 369 : Parameters:
003F 370
003F 371 : MCSL_P1(AP): 0
003F 372 : MCSL_P2(AP): 0
003F 373 --
003F 374 : CS_PARITY: ; Control store parity error.
003F 375
003F 376 :++
003F 377 : Q22 bus vector read error:
003F 378
003F 379 : Machine-check code: 9
003F 380
003F 381 : Description: An error was encountered while attempting to read an
003F 382 interrupt vector address from the Q22 bus.)
003F 383
003F 384 : Parameters:
003F 385
003F 386 : MCSL_P1(AP): Virtual address referenced
003F 387 : MCSL_P2(AP): Bad CSR value
003F 388 --
003F 389 : BAD_VECTOR: ; Q22 bus vector read error.
003F 390
003F 391 :++
003F 392 : Write parameter error:
003F 393
003F 394 : Machine-check code: 10
003F 395
003F 396 : Description: An error was encountered during an exception while
003F 397 attempting to write the user, supervisor, or executive
003F 398 : stack after having verified that the write would succeed

003F 399 : (i.e., chmx and emulation).
003F 400 :
003F 401 : Parameters:
003F 402 :
003F 403 : MC\$L_P1(AP): virtual address that was being written. (**)
003F 404 : MC\$L_P2(AP): 0
003F 405 :
003F 406 : ** Note:
003F 407 : Physical and virtual addresses returned on memory
003F 408 : controller errors may not be the actual address of
003F 409 : the error if a page crossing occurs. If the page
003F 410 : offset (i.e., bits <8:0>) are:
003F 411 : 00000001 and the data length was word, or
003F 412 : 00000001 and the data length was long, or
003F 413 : 00000010 and the data length was long, or
003F 414 : 00000011 and the data length was long
003F 415 :
003F 416 :
003F 417 : then the page in which the error occurred could be
003F 418 : the one addresses or the one logically preceding the
003F 419 : one specified.
003F 420 :--
003F 421 :STACK_ERR: : Error writing parameter onto stack.
003F 422 :
003F 423 :
52 03 D0 003F 424 : MOVL #<MCHK\$M_MCK! -
00CF 30 0042 425 : MCHK\$M_LOG>,R2 : Type code for recovery block
0087 31 0042 426 : BSBW LOG_MCHECK : check.
0087 31 0045 427 : BRW REFLECTCHK : Log the machine check.
0087 31 0048 428 : : Reflect exception/bugcheck,
0087 31 0048 428 : based on current process mode.

0048 430 .SBTTL NON-EXISTENT MEMORY
 0048 431 ;++
 0048 432 ; Machine Checks due to non-existent memory or non-existent I/O space addresses
 0048 433 ; may have their own specific recovery block. A recovery block may prevent
 0048 434 ; logging of an NXM machine check, and/or it may prevent bugchecking because
 0048 435 ; of an NXM machine check.
 0048 436
 0048 437 Non-existent memory:
 0048 438
 0048 439 Machine-check code: 3
 0048 440
 0048 441 Description: A bus timeout occurred during the last memory
 0048 442 controller read function.
 0048 443
 0048 444 Parameters:
 0048 445
 0048 446 ; MCSL_P1(AP): physical address of the non-existent memory (**)
 0048 447 ; MCSL_P2(AP): address presented to memory controller at the start
 0048 448 ; of the function
 0048 449
 0048 450 ** Note:
 0048 451 ; Physical and virtual addresses returned on memory
 0048 452 ; controller errors may not be the actual address of
 0048 453 ; the error if a page crossing occurs. If the page
 0048 454 ; offset (i.e., bits <8:0>) are:
 0048 455
 0048 456 ; 00000001 and the data length was word, or
 0048 457 ; 00000001 and the data length was long, or
 0048 458 ; 00000010 and the data length was long, or
 0048 459 ; 00000011 and the data length was long
 0048 460
 0048 461 ; then the page in which the error occurred could be
 0048 462 ; the one addresses or the one logically preceding the
 0048 463 ; one specified.
 0048 464 ;--
 0048 465 NX_MEM:
 52 07 D0 0048 466 MOVL #<MCHKSM_LOG! - ; Reference to non-existent memory.
 0048 467 MCHKSM_MCK! - ; Type code for checking for
 0048 468 MCHKSM_NEXM>,R2 ; recovery block.
 00C6 30 0048 469 BSBW LOG_MCHECK ; Log the machine check.
 FC AC 04 C8 004E 470
 007A 31 0052 471 BISL #MCHK\$M_NEXM, - ; Indicate NXM in recovery mask on the
 004E 472 MC\$L RECOVMSK(AP) ; stack.
 0052 473 BRW REFLECTCHK ; Reflect exception/bugcheck.
 0055 474

```

0055 476 .SBTTL UNCORRECTABLE MEMORY ERRORS
0055 477
0055 478 ++
0055 479 UNCORRECTABLE MEMORY READ ERRORS
0055 480
0055 481 Since this memory error could not be corrected by the hardware, the
0055 482 physical memory page is unusable. Mark the page bad, and reflect
0055 483 exception/bugcheck.
0055 484 ++
0055 485
0055 486 ++
0055 487 Unrecoverable read error:
0055 488
0055 489 Machine-check code: 2
0055 490
0055 491 Description: An unrecoverable read error occurred on the last memory
0055 492 controller function. The error may have been a parity
0055 493 or an ECC error depending on the type of memory present.
0055 494
0055 495 Parameters:
0055 496
0055 497 MC$L_P1(AP): physical address of the page containing the error (**)
0055 498 MC$L_P2(AP): address presented to the memory controller at the
0055 499 start of the function
0055 500
0055 501 ++
0055 502 Physical and virtual addresses returned on memory
0055 503 controller errors may not be the actual address of
0055 504 the error if a page crossing occurs. If the page
0055 505 offset (i.e., bits <8:0>) are:
0055 506
0055 507 00000001 and the data length was word, or
0055 508 00000001 and the data length was long, or
0055 509 00000010 and the data length was long, or
0055 510 00000011 and the data length was long
0055 511
0055 512 then the page in which the error occurred could be
0055 513 the one addresses or the one logically preceding the
0055 514 one specified.
0055 515 ++
0055 516
0055 517 .ENABL LSB
0055 518 MEM_ERROR: ; Uncorrectable memory read error.
0055 519
0055 520 Mark page bad.
0055 521
50 08 AC F7 81 78 0055 522 ASHL #9,MC$L_P1(AP),R0 : Get PFN of bad memory location.
00000000'GF 50 D1 005B 523 CMPL R0,G^MMG$GL_MAXPFN : PFN data base for this page?
00 0C 1A 0062 524 BGTRU 10$ : No, cannot mark page bad.
51 00000000'GF DE 0064 525 MOVAL G^PFNSAB_TYPE, R1 : Get address of PFN TYPE array.
00 B140 20 88 006B 526 BISB2 #PFNSM_BADPAG, - : Mark page bad.
0070 527 @R1)[R0]
0070 528 10$:
0070 529
0070 530 Log a machine check and a memory error.
0070 531
52 03 D0 0070 532 MOVL #<MCCHK$M_MCK! - ; Type code for recovery block

```

53	009E	30	0073	533		MCHK\$M LOG>,R2		: check.
	08	9A	0073	534	BSBW	LOG MCHECK		: Log the machine check.
	00D8	30	0076	535	MOVZBL	#EMBSK HE,R3		: Error type code for logging.
	0084	31	0079	536	BSBW	EXESLOGMEM		: Log a hard memory error.
			007C	537	BRW	BUGCHECK		: Bugcheck since VA/PSL may not
			007F	538				be accurate enough to tell what
			007F	539				mode the access was taken in.
			007F	540	.DSABL	LSB		

```

007F 543 .SBTTL ASYNCHRONOUS WRITE ERROR INTERRUPT
007F 544 :++
007F 545
007F 546 : An interrupt is generated to this vector whenever a Qbus write operation
007F 547 : does not complete successfully. There could be any number of reasons for
007F 548 : this. The Qbus adapter could be broken or it might have been a write to
007F 549 : some non-existent address.
007F 550
007F 551 : There is no machine-check frame on the stack upon entry at this point.
007F 552
007F 553 : The SCB offset ^X60 is connected to this entrypoint.
007F 554 :--
007F 555
007F 556 .ALIGN LONG
0080 557
0080 558 EXESLOGAWE:::
0080 559 EXESINT60:::
SE 0C C2 0080 560 SUBL #<4+3>,SP : Allocate space for dummy mchk frame
SC 0C DD 0083 561 PUSHL #^X0C : Length of machine-check frame
SC 07 DD 0085 562 PUSHL #MCHK$M_LOG!MCHK$M_MCK!MCHK$M_NEXM ;Mask for PRTCTEST
SC 14 AE DF 0087 563 PUSHAL MCSL PC+4(SP) ; and PC pointer
SC 103F 8F BB 008A 564 PUSHR #^M<R0,R1,R2,R3,R4,R5,AP> ; Save registers
SC 5E 24 C1 008E 565 ADDL3 #<9*4>,SP,AP ; Point AP to dummy machine-check frame
SC 53 07 3C 0092 566 MOVZWL #EMBSK AW,R3 ; Error type
SC 008C 30 0095 567 BSBW EXESLOGMEM ; log the error
SC 51 10 AC DE 0098 568 MOVAL MCSL PC(AP),R1 ; Get address of PC/PSL.
SC 00000000'GF 16 009C 569 JSB G^EXESMCHK_TEST ; Is recovery block in effect?
SC 06 50 E8 00A2 570 BLBS R0,10$ ; Br on yes, do not log this error
SC 00000000'GF D6 00A5 571 INCL G^EXESGL_MCHKERRS ; Bump the global machine-check counter
SC 0055 31 00AB 572 10$: BRW BUGCHECK ; Bugcheck since VA/PSL may not
SC 00AE 573 be accurate enough to tell what
SC 00AE 574 mode the access was taken in.

```

00AE 576 .SBTTL * EXITS FROM MACHINE CHECK ROUTINES *
 00AE 577 .SBTTL CHK_AND_RESUME
 00AE 578 ;++
 00AE 579 :CHK_AND_RESUME
 00AE 580 :
 00AE 581 : FUNCTIONAL DESCRIPTION:
 00AE 582 :
 00AE 583 : Called to check time that this error last occurred.
 00AE 584 : CHK_AND_RESUME has three possible exit paths:
 00AE 585 : (1) If errors are occurring too rapidly, BUGCHECK.
 00AE 586 : Else fall through to RESUME:
 00AE 587 : (2) If opcode is unresumable, RSB.
 00AE 588 : (3) Else resume: clear stack and REI to retry the instruction.
 00AE 589 : INPUTS:
 00AE 590 :
 00AE 591 : R0: Address of longword which contains time error last occurred.
 00AE 592 : R1: Minimum time that must have elapsed since the last error.
 00AE 593 :
 00AE 594 : IMPLICIT INPUTS:
 00AE 595 :
 00AE 596 : EXES\$QQ_SYSTIME
 00AE 597 :
 00AE 598 : OUTPUTS:
 00AE 599 :
 00AE 600 : The longword pointed to by R0 is updated with the time of this error.
 00AE 601 :--
 00AE 602 :CHK_AND_RESUME:
 53 50 D0 00AE 603 MOVL R0,R3 ; Save R0
 00000000'EF 16 00B1 604 JSB EXES\$RFAD_TODR ; Get current time in R0,
 52 50 D0 00B7 605 MOVL R0,R2 ; and move it to R2.
 50 53 D0 00BA 606 MOVL R3,R0 ; Restore R0.
 53 52 60 C3 00BD 607 SUBL3 (R0),R2,R3 ; How long since last error?
 51 53 D1 00C1 608 CMPL R3,R1 ; Compare against minimum threshold.
 05 1A 00C4 609 BGTRU 10\$; Br if enough time has elapsed.
 8E D5 00C6 610 TSTL (SP)+ ; Else clear return address from stack.
 0038 31 00C8 611 BRW BUGCHECK ; Errors recurring too fast; bugcheck.
 60 52 D0 00CB 612 10\$: MOVL R2,(R0) ; Save time of latest error.
 05 00CE 613 RSB ; Since no opcodes are resumable (all
 00CF 614 ; possible retrying is done in micro-
 00CF 615 ; code) just return to caller.
 00CF 616

00CF 618 .SBTTL REFLCTCHK
 00CF 619 :++
 00CF 620 : REFLECT MACHINE CHECK TO USER
 00CF 621
 00CF 622 : This code is entered if the machine check was fatal. It determines
 00CF 623 : if it was just fatal to the process which caused it (current process
 00CF 624 : is in USER or SUPER mode), or if it was fatal to the entire system
 00CF 625 : (current process is in EXEC or KERNEL mode).
 00CF 626
 00CF 627 : If current process is in USER or SUPER mode,
 00CF 628 : set up an exception on user's stack and REI to it
 00CF 629 : If current process is in EXEC or KERNEL mode,
 00CF 630 : issue a fatal bugcheck.
 00CF 631
 00CF 632 : CALLING SEQUENCE:
 00CF 633
 00CF 634 : BRB/W -- NOTHING EXTRA CAN BE ON THE STACK!!
 00CF 635
 00CF 636 : STACK CONTENTS:
 00CF 637
 00CF 638 : 00(SP): saved R0,R1,R2,R3,R4,R5,AP
 00CF 639 : 1C(SP): 2 longword inputs for recovery block check
 00CF 640 : 24(SP): (also AP) machine check log -- 1st longword is a byte count.
 00CF 641 :--
 00CF 642 :REFLCTCHK:
 03 14 AC 19 E0 00CF 643 : Reflect exception according
 00CF 644 : to current access mode.
 00D4 644 BBS #PSL\$V CURMOD+1 - : Branch if USER or SUPER.
 002C 31 00D4 645 MCSL PSL(AP).10\$
 00D7 646 BRW BUGCHECK : EXEC or KERNEL; bugcheck.
 70 50 00 DB 00D7 647
 10: 7D 00DA 648 10\$:
 00 50 DA 00DE 649 MFPR #PRS_KSP, R0 : SUPER or USER; exception.
 103F 8F BA 00E1 650 MOVQ MCSL-PC(AP), -(R0) : Get kernel stack pointer.
 5E 08 C0 00E5 651 MTPR R0, #PRS_KSP : Push PC, PSL on kernel stack.
 5E 8E C0 00E8 652 POPR #^M<R0,R1,R2,R3,R4,R5,AP> : Replace new kernel stack ptr.
 00EB 653 ADDL #<2*4>, SP : Restore registers.
 00EB 654 ADDL (SP)+, SP : Pop inputs for recovery block check.
 00EB 655 : Set up an exception stack for current process.
 00EB 656 : The faulting PC, PSL pair are still on the interrupt stack. Alter
 00EB 657 : them to look as if an exception has occurred.
 00EB 658 :
 00EB 659 :
 04 AE 6E 00000000'GF 9E 00EB 660 MOVAB G^EXE\$MCHECK, (SP) : Replace exception PC.
 04 AE 04 AE 02 18 EF 00F2 661 EXTZV #PSL\$V CURMOD, - : Zero exception PSL, except
 00F9 662 #PSL\$S-CURMOD, - : for current access mode.
 00F9 663 4(SP), 4(SP)
 04 AE 04 AE 16 9C 00F9 664 ROTL #PSL\$V PRVMOD, - : Create a PSL of current mode
 00FF 665 4(SP), 4(SP) : kernel, correct previous
 00FF 666 mode, and IPL 0.
 26 0F DA 00FF 667 MTPR #^XF, #PRUV1\$_MCESR : Clear "mcheck in progress" flag.
 02 0102 668 REI : Go to exception handler.
 0103 669

0103 671 .SBTTL BUGCHECK
0103 672 :++
0103 673 : If user has declared a recovery block, transfer control to it.
0103 674 : Else issue a fatal bugcheck.
0103 675 :
0103 676 : CALLING SEQUENCE:
0103 677 :
0103 678 : BRB/W -- NOTHING EXTRA CAN BE ON THE STACK!!!
0103 679 :
0103 680 : STACK CONTENTS ON ENTRY:
0103 681 :
0103 682 : 00(SP): saved R0,R1,R2,R3,R4,R5,AP
0103 683 : 1C(SP): 2 longword inputs for recovery block check
0103 684 : 24(SP): (also AP) machine check log
0103 685 :--
0103 686 BUGCHECK:
103F 8F BA 0103 687 POPR #^M<R0,R1,R2,R3,R4,R5,AP> ; Restore registers.
0107 688 :
0107 689 : A fatal bugcheck is now inevitable unless a user has declared a machine
0107 690 : check recovery block.
0107 691 :
0107 692 :
00000000'GF 26 OF DA 0107 693 MTPR #^XF,#PRUV1\$ MCESR ; Clear "mcheck in progress" flag.
16 010A 694 JSB G^EXESMCHK_BUGCHK ; If return, no recovery block.
0110 695 BUG_CHECK -
0110 696 MACHINECHK,FATAL ; Issue fatal bugcheck.

```

0114 698 .SBTTL * LOGGING ROUTINES FOR MACHINE CHECKS *
0114 699 :++
0114 700 : LOG_MCHECK -- format inputs to LOGGER
0114 701 :
0114 702 : INPUTS:
0114 703 :
0114 704 : R2: a mask which specifies the type of error (hence, the type
0114 705 : of recovery block to check for)
0114 706 :
0114 707 : IMPLICIT INPUTS:
0114 708 :
0114 709 : (AP): points to machine check log on stack
0114 710 :
0114 711 : OUTPUTS:
0114 712 :
0114 713 : Error is formatted and logged in system error log.
0114 714 :--
0114 715 :
0114 716 : LOG_MCHECK:
0114 717 :
0114 718 : Test if a machine check recovery block that specifies no error
0114 719 : logging is in effect.
0114 720 :

51 10 AC DE 0114 721 MOVAL MC$L_PC(AP),R1 : R1 points to PC,PSL of abort.
00000000'GF 16 0118 722 JSB G^EXESMCHK_TEST : Logging inhibited?
01 50 E9 011E 723 BLBC R0,10$ : Branch if no.
05 05 0121 724 RSB : Else return.
0122 725 10$: : Set up inputs to LOGGER.
00000000'GF D6 0122 726 INCL G^EXESGL_MCHKERRS : Bump machine check error count.
53 02 90 0128 727 MOVL #EMBSK_MC,R3 : Use Machine Check type code.
54 08 6C C1 012B 728 ADDL3 MC$L_B7TCNT(AP), - : Size of data to log: machine check
012F 729 #<2*4>,R4 : stack + PC,PSL.
55 04 AC DE 012F 730 MOVAL MC$L_TYPECODE(AP),R5 : Address of data to log.

0133 731 :++
0133 732 : LOGGER - release error data to error logger
0133 733 :
0133 734 : INPUTS:
0133 735 :
0133 736 : R3: error type
0133 737 : R4: number of bytes to log
0133 738 : R5: address of information to be logged
0133 739 :
0133 740 : OUTPUTS:
0133 741 :
0133 742 : Error log is inserted into error log buffer.
0133 743 : If no error log buffer, return with error status in R0.
0133 744 : R0-R5 destroyed.
0133 745 :--
0133 746 :
0133 747 : LOGGER:
0133 748 ADDL3 #EMBSB_MC_SUMCOD,R4,R1 : Add space for log header.
00000000'GF 16 0137 749 JSB G^ERL$ALLOCMB : Get error logging buffer.
13 50 E9 013D 750 BLBC R0, 20$ : Br if failed to get buffer.
52 DD 0140 751 PUSHL R2 : Save buffer addr on stack.
04 A2 53 0142 752 MOVW R3,EMBSW_MC_ENTRY(R2) : Set entry type.
65 54 28 0146 753 MOVC3 R4,(R5),EMBSB_MC_SUMCOD(R2) : Transfer info to log.
04 BA 014B 754 POPR #^R<R2> : Retreive buffer address.

```

MCHECKUV1
V04-000

-- Micro-VAX I Machine Check I 1
* LOGGING ROUTINES FOR MACHINE CHECKS * 16-SEP-1984 01:10:07 VAX/VMS Macro V04-00
5-SEP-1984 04:10:46 [SYSLOA.SRC]MCHECKUV1.MAR;1 Page 18
(12)

00000000'GF 16 0140 755 JSB G^ERL\$RELEASEMB ; Give buffer to logger.
0153 756 20\$: RSB
05 0153 757

MOL
V04

0154 759 :++
0154 760 : EXESLOGMEM -- log memory Control and Status Registers
0154 761 :
0154 762 : FUNCTIONAL DESCRIPTION:

0154 763 :
0154 764 : EXESLOGMEM is called to log memory CSRs. If called with R3 =
0154 765 : EMB\$K SE (log a soft memory error), look at the memory CSRs to see
0154 766 : if the CRD (soft error) bit was set; if not, don't log the CSRs.
0154 767 : If "too many" CRD errors have been logged recently, also don't log
0154 768 : the CSRs.
0154 769 :
0154 770 : The format of the MSV-11P CSR is as follows:

0154 771 :
0154 772 : 15 14 11 5 2 0
0154 773 : +-----+
0154 774 : |P|X| | error address | |W| |N|
0154 775 : +-----+
0154 776 :
0154 777 : P (bit 15) - parity error, set when parity error occurs. This
0154 778 : bit turns on a red LED on the module. Set to 0
0154 779 : by power up or BUS INIT and remains set unless
0154 780 : rewritten or initialized.
0154 781 :
0154 782 : X (bit 14) - extended CSR read enable, used on 22-bit address
0154 783 : machines. This bit is set by a program to request
0154 784 : error address bits 18-21 be places in CSR bits 5-8.
0154 785 :
0154 786 : (bits 13-12) - not used
0154 787 :
0154 788 : error address (bits 11-5) - address bits 11-17. To get address
0154 789 : bits 18-21, bit 14 must be set by a program and the
0154 790 : CSR re-read.
0154 791 :
0154 792 : (bits 4-3) - not used
0154 793 :
0154 794 : W (bit 2) - write wrong parity. If this bit is set and a DAT0
0154 795 : or DAT08 cycle to memory occurs, wrong parity data
0154 796 : is written into the parity MOS RAMs. This bit can
0154 797 : be used to check the parity error logic as well as
0154 798 : failed address information in the CSR.
0154 799 :
0154 800 : (bit 1) - not used
0154 801 :
0154 802 : N (bit 0) - parity error enable. If set and parity error occurs,
0154 803 : then BDAL 16L and BDAL 17L are asserted on the bus
0154 804 : simultaneously with the data (error interrupt is
0154 805 : generated). This is a read/write bit reset to zero on
0154 806 : power up or BUS INIT.

0154 807 :
0154 808 : INPUTS:
0154 809 :
0154 810 : R3: errorlog type code
0154 811 :
0154 812 : IMPLICIT INPUTS:
0154 813 :
0154 814 : EXESAL_MEMCSRS - array of memory CSR addresses
0154 815 :
0154 816 :
0154 817 :
0154 818 :
0154 819 :
0154 820 :
0154 821 :
0154 822 :
0154 823 :
0154 824 :
0154 825 :
0154 826 :
0154 827 :
0154 828 :
0154 829 :
0154 830 :
0154 831 :
0154 832 :
0154 833 :
0154 834 :
0154 835 :
0154 836 :
0154 837 :
0154 838 :
0154 839 :
0154 840 :
0154 841 :
0154 842 :
0154 843 :
0154 844 :
0154 845 :
0154 846 :
0154 847 :
0154 848 :
0154 849 :
0154 850 :
0154 851 :
0154 852 :
0154 853 :
0154 854 :
0154 855 :
0154 856 :
0154 857 :
0154 858 :
0154 859 :
0154 860 :
0154 861 :
0154 862 :
0154 863 :
0154 864 :
0154 865 :
0154 866 :
0154 867 :
0154 868 :
0154 869 :
0154 870 :
0154 871 :
0154 872 :
0154 873 :
0154 874 :
0154 875 :
0154 876 :
0154 877 :
0154 878 :
0154 879 :
0154 880 :
0154 881 :
0154 882 :
0154 883 :
0154 884 :
0154 885 :
0154 886 :
0154 887 :
0154 888 :
0154 889 :
0154 890 :
0154 891 :
0154 892 :
0154 893 :
0154 894 :
0154 895 :
0154 896 :
0154 897 :
0154 898 :
0154 899 :
0154 900 :
0154 901 :
0154 902 :
0154 903 :
0154 904 :
0154 905 :
0154 906 :
0154 907 :
0154 908 :
0154 909 :
0154 910 :
0154 911 :
0154 912 :
0154 913 :
0154 914 :
0154 915 :
0154 916 :
0154 917 :
0154 918 :
0154 919 :
0154 920 :
0154 921 :
0154 922 :
0154 923 :
0154 924 :
0154 925 :
0154 926 :
0154 927 :
0154 928 :
0154 929 :
0154 930 :
0154 931 :
0154 932 :
0154 933 :
0154 934 :
0154 935 :
0154 936 :
0154 937 :
0154 938 :
0154 939 :
0154 940 :
0154 941 :
0154 942 :
0154 943 :
0154 944 :
0154 945 :
0154 946 :
0154 947 :
0154 948 :
0154 949 :
0154 950 :
0154 951 :
0154 952 :
0154 953 :
0154 954 :
0154 955 :
0154 956 :
0154 957 :
0154 958 :
0154 959 :
0154 960 :
0154 961 :
0154 962 :
0154 963 :
0154 964 :
0154 965 :
0154 966 :
0154 967 :
0154 968 :
0154 969 :
0154 970 :
0154 971 :
0154 972 :
0154 973 :
0154 974 :
0154 975 :
0154 976 :
0154 977 :
0154 978 :
0154 979 :
0154 980 :
0154 981 :
0154 982 :
0154 983 :
0154 984 :
0154 985 :
0154 986 :
0154 987 :
0154 988 :
0154 989 :
0154 990 :
0154 991 :
0154 992 :
0154 993 :
0154 994 :
0154 995 :
0154 996 :
0154 997 :
0154 998 :
0154 999 :
0154 1000 :
0154 1001 :
0154 1002 :
0154 1003 :
0154 1004 :
0154 1005 :
0154 1006 :
0154 1007 :
0154 1008 :
0154 1009 :
0154 1010 :
0154 1011 :
0154 1012 :
0154 1013 :
0154 1014 :
0154 1015 :
0154 1016 :
0154 1017 :
0154 1018 :
0154 1019 :
0154 1020 :
0154 1021 :
0154 1022 :
0154 1023 :
0154 1024 :
0154 1025 :
0154 1026 :
0154 1027 :
0154 1028 :
0154 1029 :
0154 1030 :
0154 1031 :
0154 1032 :
0154 1033 :
0154 1034 :
0154 1035 :
0154 1036 :
0154 1037 :
0154 1038 :
0154 1039 :
0154 1040 :
0154 1041 :
0154 1042 :
0154 1043 :
0154 1044 :
0154 1045 :
0154 1046 :
0154 1047 :
0154 1048 :
0154 1049 :
0154 1050 :
0154 1051 :
0154 1052 :
0154 1053 :
0154 1054 :
0154 1055 :
0154 1056 :
0154 1057 :
0154 1058 :
0154 1059 :
0154 1060 :
0154 1061 :
0154 1062 :
0154 1063 :
0154 1064 :
0154 1065 :
0154 1066 :
0154 1067 :
0154 1068 :
0154 1069 :
0154 1070 :
0154 1071 :
0154 1072 :
0154 1073 :
0154 1074 :
0154 1075 :
0154 1076 :
0154 1077 :
0154 1078 :
0154 1079 :
0154 1080 :
0154 1081 :
0154 1082 :
0154 1083 :
0154 1084 :
0154 1085 :
0154 1086 :
0154 1087 :
0154 1088 :
0154 1089 :
0154 1090 :
0154 1091 :
0154 1092 :
0154 1093 :
0154 1094 :
0154 1095 :
0154 1096 :
0154 1097 :
0154 1098 :
0154 1099 :
0154 1100 :
0154 1101 :
0154 1102 :
0154 1103 :
0154 1104 :
0154 1105 :
0154 1106 :
0154 1107 :
0154 1108 :
0154 1109 :
0154 1110 :
0154 1111 :
0154 1112 :
0154 1113 :
0154 1114 :
0154 1115 :
0154 1116 :
0154 1117 :
0154 1118 :
0154 1119 :
0154 1120 :
0154 1121 :
0154 1122 :
0154 1123 :
0154 1124 :
0154 1125 :
0154 1126 :
0154 1127 :
0154 1128 :
0154 1129 :
0154 1130 :
0154 1131 :
0154 1132 :
0154 1133 :
0154 1134 :
0154 1135 :
0154 1136 :
0154 1137 :
0154 1138 :
0154 1139 :
0154 1140 :
0154 1141 :
0154 1142 :
0154 1143 :
0154 1144 :
0154 1145 :
0154 1146 :
0154 1147 :
0154 1148 :
0154 1149 :
0154 1150 :
0154 1151 :
0154 1152 :
0154 1153 :
0154 1154 :
0154 1155 :
0154 1156 :
0154 1157 :
0154 1158 :
0154 1159 :
0154 1160 :
0154 1161 :
0154 1162 :
0154 1163 :
0154 1164 :
0154 1165 :
0154 1166 :
0154 1167 :
0154 1168 :
0154 1169 :
0154 1170 :
0154 1171 :
0154 1172 :
0154 1173 :
0154 1174 :
0154 1175 :
0154 1176 :
0154 1177 :
0154 1178 :
0154 1179 :
0154 1180 :
0154 1181 :
0154 1182 :
0154 1183 :
0154 1184 :
0154 1185 :
0154 1186 :
0154 1187 :
0154 1188 :
0154 1189 :
0154 1190 :
0154 1191 :
0154 1192 :
0154 1193 :
0154 1194 :
0154 1195 :
0154 1196 :
0154 1197 :
0154 1198 :
0154 1199 :
0154 1200 :
0154 1201 :
0154 1202 :
0154 1203 :
0154 1204 :
0154 1205 :
0154 1206 :
0154 1207 :
0154 1208 :
0154 1209 :
0154 1210 :
0154 1211 :
0154 1212 :
0154 1213 :
0154 1214 :
0154 1215 :
0154 1216 :
0154 1217 :
0154 1218 :
0154 1219 :
0154 1220 :
0154 1221 :
0154 1222 :
0154 1223 :
0154 1224 :
0154 1225 :
0154 1226 :
0154 1227 :
0154 1228 :
0154 1229 :
0154 1230 :
0154 1231 :
0154 1232 :
0154 1233 :
0154 1234 :
0154 1235 :
0154 1236 :
0154 1237 :
0154 1238 :
0154 1239 :
0154 1240 :
0154 1241 :
0154 1242 :
0154 1243 :
0154 1244 :
0154 1245 :
0154 1246 :
0154 1247 :
0154 1248 :
0154 1249 :
0154 1250 :
0154 1251 :
0154 1252 :
0154 1253 :
0154 1254 :
0154 1255 :
0154 1256 :
0154 1257 :
0154 1258 :
0154 1259 :
0154 1260 :
0154 1261 :
0154 1262 :
0154 1263 :
0154 1264 :
0154 1265 :
0154 1266 :
0154 1267 :
0154 1268 :
0154 1269 :
0154 1270 :
0154 1271 :
0154 1272 :
0154 1273 :
0154 1274 :
0154 1275 :
0154 1276 :
0154 1277 :
0154 1278 :
0154 1279 :
0154 1280 :
0154 1281 :
0154 1282 :
0154 1283 :
0154 1284 :
0154 1285 :
0154 1286 :
0154 1287 :
0154 1288 :
0154 1289 :
0154 1290 :
0154 1291 :
0154 1292 :
0154 1293 :
0154 1294 :
0154 1295 :
0154 1296 :
0154 1297 :
0154 1298 :
0154 1299 :
0154 1300 :
0154 1301 :
0154 1302 :
0154 1303 :
0154 1304 :
0154 1305 :
0154 1306 :
0154 1307 :
0154 1308 :
0154 1309 :
0154 1310 :
0154 1311 :
0154 1312 :
0154 1313 :
0154 1314 :

0154 816 : OUTPUTS:
 0154 817 :
 0154 818 : Create entry in errorlog buffer contain g the three memory controller
 0154 819 : Control and Status Registers.
 0154 820 : CRD error logging may be disabled.
 0154 821 : R0: low bit signals success/failure
 0154 822 : R1-R5 destroyed.
 0154 823 :--
 0154 824 :EXESLOGMEM:::
 0154 825 :
 0154 826 : Now push all possible memory CSRs onto the stack. The architectural
 0154 827 : limit is 16 memory controllers. Since the CSR address is not logged
 0154 828 : with each CSR, leave zeroed cells for CSRs that had no errors.
 0154 829 : This is to prevent some problem with trying to read a memory address
 0154 830 : from a register that cannot provide one since it had no error.
 0154 831 :
 0154 832 :
 6E 0040 5E 00000040 8F C2 0154 833 SUBL #<4*16>,SP : Allocate max size err log buffer.
 51 00 6E 00 2C 015B 834 MOVC5 #0,(SP),#0,#<4*16>,(SP) : Zero out the entire err log buffer.
 51 00000000'GF DE 0163 835 MOVAL G^EXESAL_MEMCSRS,R1 : Get address of memory CSR array.
 55 81 D0 016A 836 MOVL (R1)+,R5 : Get count of memory CSRs.
 52 5E D0 0173 837 DSBINT #31,R0 : Block out all interrupts.
 54 D4 0176 838 MOVL SP,R2 : Get address of buffer for CSRs.
 00 B1 8000 8F B3 0178 839 CLRL R4 : Initialize parity error bit counter.
 17 13 017E 840 :
 00 B1 62 00 B1 B0 0180 841 10\$: BITW #^X8000,a(R1) : Is parity error bit set?
 00 B1 4000 8F A8 0184 842 BEQL 20\$: Br if not set, no error.
 54 D6 018A 843 MOVW a(R1), (R2) : Store memory CSR into buffer.
 02 A2 00 B1 B0 018C 844 BISW #^X4000,a(R1) : Set bit requesting other err adr bits.
 00 B1 8000 8F AA 0191 845 INCL R4 : Count number of error bits set.
 51 04 C0 0197 846 MOVW a(R1), 2(R2) : Store memory CSR into buffer.
 52 04 C0 019A 847 BICW #^X8000,a(R1) : Clear parity error bit.
 D8 55 F5 019D 848 20\$: ADDL #4,R1 : Get address of next memory CSR.
 01A0 850 ADDL #4,R2 : Point to next buffer cell.
 01A0 851 SOBGTR R5,10\$: Loop through all CSRs.
 54 DD 01A3 852 ENRINT R0 : Restore IPL.
 22 13 01A5 853 PUSHL R4 : Push count of CSRs with errors.
 00000000'GF D6 01A7 854 BEQL NOLOG : Br if no parity errors found.
 01AD 855 INCL G^EXESGL_MEMERRS : Bump memory error counter
 01AD 856 :
 01AD 857 : A CRD error occurred. Count it, and if we haven't logged a lot of CRD errors
 01AD 858 : recently, log it.
 01AD 859 :
 06 53 91 01AD 860 CMPB R3,#EMBSK_SE : Looking for CRD errors?
 08 12 01B0 861 BNEQ LOG_CSRS : No. Unconditionally log CSRs.
 0054'CF 96 01B2 862 INCB #^ECCSAB_MEMERR : Count # of CRD errors LOGGED recently.
 0054'CF 91 01B6 863 CMPB #^ECCSAB^MEMERR, - : Already logged enough CRD errors
 01BB 864 #CRDLOGMAX : recently?
 0C 1A 01BB 865 BGTRU NOLOG : Yes. Skip the logging.
 01BD 866 :
 54 54 D6 01BD 867 LOG_CSRS:
 02 78 01BF 868 INCL R4 : Add in one for CSR count.
 55 5E D0 01C3 869 ASHL #2,R4,R4 : Size of errorlog buffer.
 FF6A 30 01C6 870 MOVL SP,R5 : Point to error log buffer.
 01C9 871 BSBW LOGGER : Log memory CSRs.
 01C9 872 NOLOG:

5E 00000044 8F C0 01C9 873 ADDL #<4*17>,SP ; Pop error log buffer off stack.
05 01D0 874 RSB

01D1 876 .SBTTL ECC\$REENABLE -- TIMER CALL FROM SYSTEM CLOCK ROUTINE
 01D1 877 ;++
 01D1 878 ; ECC\$REENABLE -- TIMER CALL FROM SYSTEM CLOCK ROUTINE
 01D1 879 ;
 01D1 880 ; FUNCTIONAL DESCRIPTION:
 01D1 881 ;
 01D1 882 ; This routine periodically scans memory controller CSRs for
 01D1 883 ; CRD errors. CRD errors are normally reported by interrupt,
 01D1 884 ; but even when CRD interrupts are turned off this routine will
 01D1 885 ; still scan memory controller CSRs periodically, to report a
 01D1 886 ; representative sample of CRD errors.
 01D1 887 ;
 01D1 888 ; Also, check if it is time to reenable CRD interrupts.
 01D1 889 ; CRD interrupts may have been disabled by the CRD interrupt handler,
 01D1 890 ; EXESLOGCRD, if it determines that "too many" interrupts are being
 01D1 891 ; received.
 01D1 892 ;
 01D1 893 ; INPUTS:
 01D1 894 ;
 01D1 895 ; NONE
 01D1 896 ;
 01D1 897 ; IMPLICIT OUTPUTS:
 01D1 898 ;
 01D1 899 ; If a CRD error is found the memory controller CSRs will be logged.
 01D1 900 ; CRD (Corrected Read Data) interrupts may be enabled for all
 01D1 901 ; memory controllers.
 01D1 902 ;--
 01D1 903 ;
 01D1 904 ECC\$REENABLE::
 0052'CF 0F 87 01D1 905 DECW W^ECC\$GW_CRDWATCH : Time to scan for CRD errors?
 0052'CF 3C 80 01D1 906 BGTR REENAB_SCAN : Branch if no.
 53 06 3C 01DE 01D1 907 PUSHR #^M<R0,R1,R2,R3,R4,R5> : Save working registers.
 FF70 30 01E1 01D1 908 MOVW #CRDWATCHTIME, - : Reset scan timer.
 3F BA 01E4 01D1 909 MOVZWL W^ECC\$GW_CRDWATCH :
 01E6 910 MOVZWL #EMBSK_SE,R3 : Test for CRD error,
 01E6 911 BSBW EXESLOGMEM : and log memory CSRs if found.
 01E6 912 POPR #^M<R0,R1,R2,R3,R4,R5> : Restore registers.
 01E6 913 ;
 01E6 914 ; If any CRD errors were found, the memory controller CSRs were logged.
 01E6 915 ; Now check to see if its time to enable CRD interrupts. CRD interrupts are
 01E6 916 ; enabled periodically, whether or not they were disabled by EXESLOGCRD.
 01E6 917 ;
 01E6 918 REENAB_SCAN:
 0050'CF 31 87 01E6 919 DECW W^ECC\$GW_REENAB : Has reenable time elapsed?
 0050'CF 0384 8F 80 01EA 920 BGTR 20\$: Branch if no.
 0054'CF 94 01F3 01E6 921 MOVW #REENABTIME, - : Yes. Reset reenable timer.
 0055'CF 94 01F7 01F3 922 CLRB W^ECC\$AB_MEMERR : Reset CRD log counter.
 00000000'GF 00 01FB 01F7 923 CLRB W^ECC\$AB_CRDcnt : Reset CRD interrupt counter.
 1A 0202 0202 924 BBC S^#EXEV_CRDENABL - : Br if SYSGEN parameter does
 0203 925 G^EXESGL_FLAGS,20\$: not specify CRD interrupts.
 51 00000000'GF 7E 50 0203 926 MOVQ R0,-(SP) : Save working registers.
 50 81 DE 0206 927 MOVAL G^EXESAL_MEMCSRS,R1 : Get address of memory CSR array.
 00 B1 01 A8 0210 928 MOVL (R1)+,R0 : Get count of memory CSRs.
 51 04 C0 0214 929 BISW #1,a(R1) : Reenable CRD interrupts.
 10\$: ADDL #4,R1 : Get VA of next memory controller CSR.

MCHECKUV1
V04-000

-- Micro-VAX I Machine Check 16-SEP-1984 01:10:07 VAX/VMS Macro V04-00 Page 23
ECCSCREENABLE -- TIMER CALL FROM SYSTEM C 5-SEP-1984 04:10:46 [SYSLOA.SRC]MCHECKUV1.MAR;1 (14)

```

50 F6 50 F5 0217 933      SUBGTR  R0,10$      ; Loop through all CSRs.
50 8E 7D 021A 934      MOVQ    (SP)+,R0    ; Restore working registers.
          021D 935
          05 021D 936 20$:  RSB      ; Return.

```

MOU
VO4

		021E	938	.SBTTL	EXESLOGCRD -- CORRECTED MEMORY DATA INTERRUPTS		
		021E	939	;++			
		021E	940	; This routine is called when a CRD -- Corrected Read Data -- interrupt			
		021E	941	; is received from a memory controller. Log all interrupts, and			
		021E	942	; continue. If too many CRD interrupts are logged, turn off CRD interrupts.			
		021E	943	;--			
		021E	944	.ALIGN LONG			
		0220	945	EXESLOGCRD::			
		0220	946	EXESINT54::			
			947	PUSHR #^M<R0,R1,R2,R3,R4,R5>	;	Save working registers.	
	53 06	3F 06	BB 0220	948 MOVZWL #EMBSK SE,R3	;	Soft memory error.	
	FF2C	30	0222	949 BSBW EXESLOGMEM	;	Log a memory error.	
	0056'CF	D6	0225	950 INCL W^MMGSL CRDCNT	;	Count total CRD interrupts.	
	0055'CF	96	0228	951 INCB W^ECC\$AB CRDCNT	;	Count recent CRD interrupts.	
	0055'CF	91	0230	952 CMPB W^ECC\$AB CRDCNT, -	;	More than enough CRD interrupts	
			0235	953 #CRDINTMAX	;	lately?	
	14	1B	0235	954 BLEQU 20\$;	No, do not disable CRD interrupts.	
			0237	955			
	51	00000000'GF	DE	0237	956 MOVAL G^EXESAL_MEMCSRS,R1	;	Get address of memory CSR array.
		50 81	DO	023E	957 MOVL (R1)+,R0	;	Get count of memory CSRs.
	00 B1	01	AA	0241	958 10\$: BICW #1,2(R1)	;	Disable CRD interrupts.
	51 04	C0	0245	959 ADDL #4,R1	;	Get VA of next memory controller CSR.	
	F6 50	F5	0248	960 SOBGTR R0,10\$;	Loop through all CSRs.	
			0248	961			
			0248	962 20\$:			
	3F	BA	0248	963	POPR #^M<R0,R1,R2,R3,R4,R5>	;	Restore registers.
		02	024D	964	REI	;	Return from interrupt.
			024E	965			
			024E	966	.END		

BADINT_MIN	= 00000001		MC\$L-RECOVMSK	= FFFFFFFC
BADMCK_MIN	= 00000001		MC\$L-TYPECODE	= 00000004
BAD_TYPE	0000002A R 03		MCHKSM-LOG	= 00000001
BAD_VECTOR	0000003F R 03		MCHKSM-MCK	= 00000002
BUGS_BADMCKCOD	***** X 03		MCHKSM-NEXM	= 00000004
BUGS_MACHINECHK	***** X 03		MEMCTLR_ERR	0000003F R 03
BUGCHECK	00000103 R 03		MEM_ERROR	00000055 R 03
CHK AND RESUME	000000AE R 03		MICRO_ERRORS	0000003F R 03
CRDINTMAX	= 00000003		MMGSGE_MAXPFN	***** X 03
CRDLOGMAX	= 00000006		MMGSL-CRDCNT	00000056 R 02
CRDWATCHTIME	= 0000003C		NOLDG	000001C9 R 03
CS_PARITY	0000003F R 03		NX_MEM	00000048 R 03
ECCSAB_CRDCN1	00000055 R 02		PFNSAB_TYPE	***** X 03
ECCSAB_MEMERR	00000054 R 02		PFNSM_BADPAG	= 00000020
ECCSGW_CRDWATCH	00000052 R 02		PRS-IPL	= 00000012
ECCSGW_REENAB	00000050 R 02		PRS-KSP	= 00000000
ECCSREENABLE	000001D1 RG 03		PRUV1\$_MCESR	= 00000026
EMBSB_MC_SUMCOD	= 00000010		PSL\$S_CURMOD	= 00000002
EMBSK_AW	= 00000007		PSL\$V_CURMOD	= 00000018
EMBSK_HE	= 00000008		PSL\$V_PRVMOD	= 00000016
EMBSK_MC	= 00000002		PTE-READCHK	0000003F R 03
EMASK_SE	= 00000006		PTE-WRITECHK	0000003F R 03
EMBSW_MC_ENTRY	= 00000004		RDS-MIN	= 00000001
ERLSALLOCSEMB	***** X 03		REENABTIME	= 0000384
ERLSRELEASEMB	***** X 03		REENAB_SCAN	000001E6 R 03
EXESAL_MEMCSRS	00000000 RG 02		REFLECTCHK	000000CF R 03
EXESGL_FLAGS	***** X 03		STACK_ERR	0000003F R 03
EXESGL_MCHKERRS	***** X 03		UNALIGNED_IO	0000003F R 03
EXESGL_MEMERRS	***** X 03			
EXESINT54	00000220 RG 03			
EXESINT58	00000000 RG 03			
EXESINT5C	00000000 RG 03			
EXESINT60	00000080 RG 03			
EXESLOGAWE	00000080 RG 03			
EXESLOGCRD	00000220 RG 03			
EXESLOGMEM	00000154 RG 03			
EXESMCHECK	***** X 03			
EXESMCHK	00000004 RG 03			
EXESMCHK_BUGCHK	***** X 03			
EXESMCHK_ERRCNT	00000000 RG 02			
EXESMCHK_TEST	***** X 03			
EXESREAD_TODR	***** X 03			
EXESRH780_INT	00000000 RG 03			
EXESUBAERR_INT	00000000 RG 03			
EXESV_CRDEABL	***** X 03			
LAST_BADINT	00000048 R 02			
LAST_BADMCK	00000044 R 02			
LAST_RDS	0000004C R 02			
LOGGER	00000133 R 03			
LOG_CSRS	000001BD R 03			
LOG_MCHECK	00000114 R 03			
MC\$E_BYTCNT	00000000			
MC\$L_P1	00000008			
MC\$L_P2	0000000C			
MC\$L_PC	00000010			
MC\$L_PCPSLPTR	= FFFFFFF8			
MC\$L_PSL	00000014			

```
+-----+
! Psect synopsis !
+-----+
```

PSECT name

	Allocation	PSECT No.	Attributes
ABS .	00000000 (0.)	00 (0.)	NOPIC USR CON ABS LCL NOSHR NOEXE NORD NOWRT NOVEC BYTE
\$ABSS	00000018 (24.)	01 (1.)	NOPIC USR CON ABS LCL NOSHR EXE RD WRT NOVEC BYTE
MCHKSDATA	0000005A (90.)	02 (2.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC QUAD
WIONONPAGED	0000024E (590.)	03 (3.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC QUAD

```
+-----+
! Performance indicators !
+-----+
```

Phase

Phase	Page faults	CPU Time	Elapsed Time
Initialization	38	00:00:00.03	00:00:01.46
Command processing	141	00:00:00.44	00:00:02.84
Pass 1	284	00:00:05.94	00:00:18.16
Symbol table sort	0	00:00:00.81	00:00:03.85
Pass 2	175	00:00:01.82	00:00:08.14
Symbol table output	11	00:00:00.06	00:00:00.19
Psect synopsis output	3	00:00:00.02	00:00:00.02
Cross-reference output	0	00:00:00.00	00:00:00.00
Assembler run totals	654	00:00:09.12	00:00:34.66

The working set limit was 1650 pages.

50128 bytes (98 pages) of virtual memory were used to buffer the intermediate code.

There were 40 pages of symbol table space allocated to hold 785 non-local and 14 local symbols.

966 source lines were read in Pass 1, producing 18 object records in Pass 2.

28 pages of virtual memory were used to define 27 macros.

```
+-----+
! Macro library statistics !
+-----+
```

Macro library name

Macros defined

Macro library name	Macros defined
\$255\$DUA28:[SYSLOA.OBJ]MC.MLB;1	1
\$255\$DUA28:[SYS.OBJ]LIB.MLB;1	17
\$255\$DUA28:[SYSLIB]STARLET.MLB;2	6
TOTALS (all libraries)	24


884 GETS were required to define 24 macros.

There were no errors, warnings or information messages.

MACRO/LIS=LI\$S:MCHECKUV1/OBJ=OBJ\$S:MCHECKUV1 MSRC\$S:MCHECKUV1/UPDATE=(ENH\$S:MCHECKUV1)+EXECMLS\$S/LIB+LIB\$S:MC/LIB

0397 AH-BT13A-SE
VAX/VMS V4.0

DIGITAL EQUIPMENT CORPORATION
CONFIDENTIAL AND PROPRIETARY



0398 AH-BT13A-SE
VAX/VMS V4.0

DIGITAL EQUIPMENT CORPORATION
CONFIDENTIAL AND PROPRIETARY

